module psw(
    input clk,
    input g,
    input g_en,
    output reg gf
    );
initial gf=1'b0;    
always@ (negedge clk)
    begin 
        if(g_en) gf<=g;
        else ;
    end
endmodule    